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Introduction
The Boolean circuit is one of the most studied computing models in complexity theory (see monographs [16, 14, 21] ). Usually, the number of gates is considered as the complexity (called combinational complexity) of Boolean circuits. Considering the approaches in the study of VLSI circuits [3, 7, 19, 201 , one can easily see that layout *This work was partially supported by the Computer Science Institute of Comenius University.
0304-3975/92/$05.00 Q 1992-Elsevier Science Publishers B.V. All rights reserved area of the circuit is a more important complexity measure from the practical point of view than the number of gates in the circuit. It is well known [20] that the layout area is more connected to the topology of circuits than to the number of gates in circuits. So, this is the reason to investigate the area complexity of Boolean circuits.
The area complexity of Boolean circuits was already introduced and studied in 1967
by Kravcov [9] . Albrecht [2] and Kravcov [9] have obtained the Shannon's characterization of the area complexity of almost all Boolean functions of n variables.
Kramer and van Leeuwen have proved that any single-output n-input Boolean function can be realized in area O(2") [S] . Skalikova [17] has proved the following results: -lower bound R(n2") and upper bound O(n2") on the area complexity of Boolean circuits computing all 2" elementary conjuction of n variables; -lower bound Q(n2*") and upper bound O(n2"") on the area of Boolean circuits computing all 2*" Boolean functions of n variables; -lower bound Q(n*) and upper bound O(n*) on the area of Boolean circuits computing the multiplication of two binary integers of length n; -lower bound Q(n log, n) and upper bound O(nlog, n) on the area of Boolean circuits computing some specific symmetric Boolean functions. The highest-known lower bound fl(n3'*) on the area complexity of Boolean circuits computing a specific Boolean function was obtained in [18] . Skalikova studied also the relation between the area layout and the space layout (unbounded number of layers) in [18] . She proved constructively that each Boolean circuit laid out in space D can be laid out in area D 312 (this can be straightforwardly extended for VLSI circuits), and that there is no better area layout of Boolean circuits in the threedimensional lattice. We introduce a new complexity measure called "circuit communication complexity" in order to obtain a general technique for proving lower bounds on the area complexity of Boolean circuits. We show that this communication complexity squared provides lower bounds on the area complexity of Boolean circuits. Using this technique, we prove a(~*) lower bound on the area complexity of a specific Boolean function g. Since each planar graph of n vertices can be laid out in a lattice of area O(n(log,n)*) [20] , we obtain that this Boolean function g needs R(n*/(log, H)~) gates to be realized on a planar Boolean circuit. We also relate the circuit communication complexity to the volume complexity of the three-dimensional layout of Boolean circuits. We obtain the first nonlinear S2(n312) lower bound on the volume complexity of a specific Boolean function in this way.
We conclude our contribution by showing that the communication complexity for VLSI [ 1,6, 151 provides direct lower bounds on our concept of circuit communication complexity for Boolean circuits. So, several lower bounds on the communication complexity for VLSI proved in [ 1, 6, 15, 201 provide lower bounds on area (volume) complexity of Boolean functions, too.
Communication complexity of Boolean circuits
We introduce the communication complexity of Boolean circuits and we use it to obtain a quadratic lower bound on the area complexity of a specific Boolean function. Since Boolean circuits are a well-known computing model, we omit the formal definition of them (for the formal definition see, for example, [lo, 14, 16,211) . For our purposes it is sufficient to consider the Boolean circuit computing an (n, m)-Boolean function from (0, l}" to 1)" as a directed, acyclic graph with n input vertices (with indegree 0 and outdegree at most 2), m output vertices (with outdegree 0) and a number of internal vertices with indegree at most 2 and outdegree at most 2.
Each internal vertex L' with indegree ie{ 1,2} is assigned a processor computing a Boolean function from (0, l}i to (0, l}. Since the Boolean circuit is an acyclic graph, each processor works only once during the computation of the circuit on a given input. Let S be a Boolean circuit computing f Let I = {ul,. .., u,,} be the set of input vertices in S. We define, for a n = (X,, X,), c(S, z) as the minimal number of edges that have to be removed from S in order to divide S into two components such that one Note that c(f)<n for anyf: (0, 1)" -+{O, l}" because it is sufficient to remove the edges leading from some input vertices. Now, let us informally define the layout of Boolean circuits into the lattice. The formal definition can be found in [2,9, 171 and this definition is in fact the same as the later definition of the layout of VLSI circuits into the lattice [7, 201. Let G = (I', E) be a graph with the degree of vertices bounded by 4. We say that LG is an embedding of G in the lattice if each square of the lattice has one of the following contents:
(a) a vertex of the graph (the whole square corresponds to a vertex); Note that the following straightforward propositions cannot yield a nontrivial lower bound for the combinational complexity of a specific Boolean function. We present them only in order to show some basic connections among the complexity measures. Proof. Dunne [4] has proved that each graph G of r vertices with degree at most 4 can be laid out in a lattice of area 19r2/20+ O(r312). 0
Now we present the main result of this section.
Theorem 2.4. Let f be an (n, m)-Boolean function for some positive integers n, m. Then
Proof. Let X be the set of input variables offl and let YG X be such that c(f) = cy(f).
Let S be a Boolean circuit laid out in the lattice rectangle Ls of dimension a x b, and let S computef: We shall prove Theorem 2.4 by showing that A(S 1)2 for any S computing f:
Let a> b. Using the following algorithm we find a line involving at most one single jog (see This implies that (b+ 1)3cy(f).
Since a> b, we have
The area complexity of Boolean functions studied in the previous papers [2, 9, 17, IS] was considered in a slightly different way from our definition of the complexity measure A. The authors of [2, 9, 17, IS] required that all input and output vertices were laid out on the border of the lattice rectangle. So, we denote by AB(f) the B-area complexity ofan (n, m)-Booleanfinctionffollowing this requirement from [2,9, 17, 181. Clearly, AB( f) > A(f) for anyf: In what follows, we show that using the communication complexity c(f) off we can obtain a stronger lower bound on AB(f) than on A(f). Proof. Let X=(x1, . . . . x,} be the set of input variables off, and let YG X be such that c(f)=cr(f). Let S be a Boolean circuit computingf; and let S be laid out in a lattice rectangle of the dimension a x b. Without loss of generality we can assume that a 3 (n + m)/4 (at least (n + m)/4 input and output processors are laid on one of the two borders of length a). Using the algorithm introduced in the proof of Theorem 2.4 we can find a line dividing the lattice rectangle into two parts with the following properties:
(1) the line is perpendicular to the side of length a; (2) the length of the line is at most b+ 1; (3) each part of the lattice rectangle involves between LI Y1/2 J and [I Y1/21 input vertices for variables from Y.
Similarly, as in the proof of Theorem 2.4, we obtain
AB(S)>a x b>(n+m).(c(f)-1)/4. 0
Now we show that the new complexity measure of Boolean functions, c, can be used to obtain stronger lower bounds on the area complexity measures of Boolean functions than the original techniques from [9, 17, IS] . The highest-known lower bound on AB(f) for a specific Boolean function from (0, l}" to (0, l} is R(n3j2) due to Skalikova [18] , and there is no nonlinear lower bound on the area complexity A. The proofs in [ 171 of higher lower bounds on MI(f) for (n, m)-Boolean functions essentially depend on the fact that there is a large number of output variables (m) and that all input and output vertices are laid out on the border of the circuits. Using the circuit communication complexity c of Boolean functions, we prove an SZ(n') lower bound on A(f) for a specificf: (0, l}"+{O, l}.
We where r is the smallest number with the property Cl= 1 di 3 k (i.e. r is the position of the kth value 1 in the sequence of Boolean values d 1, . . . . d2,,,) 
Proposition 2.1. For each c(, BEI, 2 # /3 implies that gn(~-l(~L,PR))=g"(~--(BL,~R))=O.
Proof of Theorem 2.6 (conclusion). Since c(S, rc) = k < m -1, we can divide S into two parts SL and SR by removing k edges. Without loss of generality we can assume that SR involves the output processor (node). For each input cr~l we can consider the commumcation c1c2...ck, for cj~{O, l}, which contains all bits going on the k edges from SL and SR and from SR to SL. Because the number of different communications of length k is at most 2k < 2", there exist two distinct y, 6~1 with the same communication D=a 1 . ..Q. It can easily be seen that S has same communication D computing on inputs n-' (yL, 6,) and z-' (d,,y,). Since we can regard SR as a circuit with input ~~(6~) and the communication bits flowing from SL to SR, the fact that SR computes 1 for inputs y and 6 implies that S, must compute 1 for inputs z-l(YL,&) and n-' (6,, yR). Following Proposition 2.7 we have the contradiction. 0
Corollary 2.8. A(g,) 3 n2/64 -n/4 and AB( g,,) 3 n2/32 -7n/32 -l/4 for all n = 8m, meN.
Now we show that the quadratic lower bound obtained in Corollary 2.8 is asymptotically optimal.
Lemma 2.9. There exists a constant d such that AB(g,)<dn2.
Proof. We construct a Boolean circuit S computing f in the following way. Let S consists of components (small circuits) Kij and Dj, for i, je { 1,2, . . . ,2m}, which are connected as depicted in Fig. 2 . The component D2,,, is the output component and the input processors are laid on the border of the circuit layout. The input values enter the circuit as depicted in Fig. 2 .
Each component Kij has 7 inputs ql,q2,q3,q4,q5,q6,q7 and 7 outputs p1,p2,p3,p4,p5,p6,p7 (see Fig. 3 ) that are defined as follows: pi=qi for i~{1,2,6,7}, Informally, Kij copies the values 41 =Zj, q2 = Uj, q3 = 1, q4 = 1, q5 = 1, q6 = ui, q7 = wi on the outputs pl, p2, p3, p4, ps, p6, p7, respectively, until the situation does not appear in which we have to compare the corresponding wi and zj. This situation appears iff l=qzzq3=q4=q6. In this case ps=(q1-q7)=(Zj-W;) and q3=q4=0. The component Di, for i= 1,2, . , . , 2m, computes the conjunction of its inputs. It can be easily seen that S computes gn for n = 8m. Since each component Kij (Oi) can be realized by using a constant number of gates, the circuit S has B-area complexity of dn2 for a constant d. Cl
One of the main challenges in complexity theory is to prove a nonlinear lower bound on the number of gates of Boolean circuits computing a specific Boolean function. Despite the fact that almost all Boolean functions of n variables require an exponential number of gates to be computed, nobody has proved a nonlinear lower bound for a specific function [ 14, 16, 211. We conjecture that the function gn can be a candidate for a nonlinear lower bound on the combinational complexity. We are able to compute gn with O(nlog, n) gates and we think that this upper bound is asymptotically optimal.
Open problem 2.10. Prove or disprove that the Boolean function g. has nonlinear combinational complexity.
Since any planar graph of m vertices can be laid out in a lattice of the area O(m(log, m)') [20] our Q(n2) lower bound on A(g,) implies the following nontrivial lower bound for planar Boolean circuits.
Corollary 2.11. Each planar Boolean circuit computing gn has R(n'/(log, n)') gates.
We note that the lower bound presented in Corollary 2.11 holds not only for the planar Boolean circuits investigated in the literature [21, 11, 12, 131 . The planar circuit model used there has a restriction on the placement of the input vertices of the planar layout of the given Boolean circuit, and our Q(n2/(log2 n)') lower bound holds for any placement of the input vertices.
We have proved the first quadratic lower bound on the area complexity of a specific Boolean function in this section. Relating the communication complexity for Boolean circuits to the communication complexity for VLSI (as defined in [6]), we shall obtain several quadratic lower bounds on the area complexity of Boolean functions in the last section. Concluding this section we note that following Proposition 2.3, the problem of proving a higher-than-quadratic lower bound on the area complexity of
Boolean functions is at least as hard as proving a nonlinear lower bound on the combinational complexity.
Lower bounds on three-dimensional layout
We use the communication complexity of Boolean functions to obtain lower bounds on the three-dimensional layout of Boolean functions in this section. Let G = (V, E) be a graph with the degree of vertices bounded by 6. We say that T, is an embedding of G in the three-dimensional lattice iff each cube of the three-dimensional lattice has one of the following kinds of contents:
(a) a vertex of the graph; (b) one broken line entering the cube through a wall and exiting through one of the neighbouring walls, (c) at most three lines, each entering in the cube in a direction that is perpendicular to the input directions of other lines, and exiting through the non-neighbouring wall to its input wall; Thus, we can directly obtain the first nonlinear lower bound on the volume complexity of a specific Boolean function.
Corollary 3.2. S(g,)ER(n4'3).
In what follows, we prove a stronger connection between c(f) and S(f) (SB(f)). Proof. Let X be the set of input variables off; and let YG X be such that c( f )= cy( f ).
Let R be a Boolean circuit computing fl and let R be laid out in a rectangular parallelepiped PR of the 3-dimensional lattice with all input and output vertices on the border of PR.
Let the dimensions of PR be a, b, c, a 3 b>c. So, P, can have at most 2ab +2ac+2bc<6ab
input and output vertices on its walls, which implies (4) 6ab>n+m.
Obviously, (2) and (3) from the proof of Theorem 3.3 hold. Multiplying expressions (2), (3) and (4), we obtain 24(SB(R))2>,24a2b2c2~(n+m)~(c,(f))2. 0
Now, applying Theorem 3.3, we obtain a stronger lower bound on S(g,,) than the lower bound presented in Corollary 3.2.
Corollary 3.5. S(g,)an312/64 for any n= 8m, rn~N.
Note that there could be some Boolean functions for which Proposition 3.1 provides stronger lower bounds on SB complexity than the lower bounds following from Theorem 3.4. Thus, we can write Concluding this section we formulate some directions for further research. Informally, we can regard the communication complexity as the following abstraction. Suppose a Boolean function h: (0, l}"+{O, l} must be recognized by two distinct computers. Each computer receives a part of the input bits (depending on rr and Z). cc(h,Z) is the minimum number of bits that has to be exchanged between the two computers in order to compute h, minimized over all partitions according to Z. Now, let us present the relation between c(h) and cc(h).
Theorem 4.3. cc(h) <c(h) for any Boolean function h.
Proof. Let h : {O,l}"+{O, l} f or a positive integer n, and let X = {xi, . . . , x,}. be the c(S, rc) edges of S whose removal divides S into SL and SR, where uiI (v$) is one of ik (j,) edges transforming its Boolean value in the time unit k from S,_ (S,) to SR (S,). Now we can define @ as follows: for each x+(0, l}lxL1 and each x,+{O, l}IXnl C2i+lE~ (Xl, Cl$...$C2i) for all i~{0 ,..., d-l}, and cjE~(XII,c1$...$Cj_1) for all jc{l,..., 2d).
Obviously, (Y, 7c, @) computes h and cc( Y, n, @) = c(S, rr), which completes the proof. 0
As a consequence of Theorem 4.3, we obtain several quadratic lower bounds on the area complexity of distinct Boolean functions from linear lower bounds on the cc complexity proved in [ 1, 6, 15, 203. Concluding this paper we give two additional directions for further research.
Research problem 4.4. We have proved that cc(h) d c(h) for any h, but we do not know how large the difference between cc(h) and c(h) can be for a Boolean function h. It would be interesting to find a Boolean function f for which cc(f) differs essentially from c(f) or to prove that such a function f does not exist.
Research problem 4.5. Try to find area(volume)-optimal Boolean circuits computing the Boolean functions with linear communication complexity presented in [l, 6, 15, 203 . The reason for doing this is that these functions are of practical importance (for example, string matching in [6] ). Consider some of these functions as candidates for a nonlinear lower bound on combinational complexity.
